TR EN

DESIGN OF LOGIC CIRCUIT PROGRAMME COURSE DESCRIPTION

Code Name of the Course Unit Semester In-Class Hours (T+P) Credit ECTS Credit
EEM209 DESIGN OF LOGIC CIRCUIT 5 4 3 5

GENERAL INFORMATION

Language of Instruction : Turkish
Level of the Course Unit : BACHELOR'S DEGREE, TYY: + 6.Level, EQF-LLL: 6.Level, QF-EHEA: First Cycle
Type of the Course : Elective
Mode of Delivery of the Course Unit -
Coordinator of the Course Unit Assist.Prof. AHMAD RESHAD NOORI
Instructor(s) of the Course Unit
Course Prerequisite No

OBJECTIVES AND CONTENTS

Objectives of the Course Unit: To teach students the basics of logic design, synthesis and verification using hardware description languages. The course is to teach students to concentrate on the ever-evolving practices of basic computer design concepts that have strong links with real technology.
Contents of the Course Unit: Digital Systems Overview / Number Systems and Transformation / Boolean Algebra / Boolean Algebraic Simplification / Boolean Algebra Applications, Logic Gates / Karnaugh Maps / Quin-McCluskey Reduction Method / Multi-level Logic Gate Circuits, NAND and NOR gates / Multiple Output Logic Circuits / Multiplexers / Decoders / Encoders / Read Only Memory (ROM), Programmable Logic Gate Arrays (PAL) / Combinatorial Logic Circuit Design / Sequential Logic Circuits Overview / Holders and Flip-Flop Circuits / Registers and Counters / Analysis of Sequential Logic Circuits / Status Derivation of Diagrams and Tables / Reduction of State Diagrams and Tables / Design of Sequential Logic Circuits / Logic Circuit Design by Data Flow Method.

KEY LEARNING OUTCOMES OF THE COURSE UNIT (On successful completion of this course unit, students/learners will or will be able to)

The students who take the course will be able to; 1. Defines the number systems, codes and transformation used in digital systems. 2.Boolean Algebra can explain Boolean functions and algebraic simplification. 3. Boolean algebra applications define logic gates. 4.Karnaugh maps and defines Quin-McCluskey reduction methods. 5.Multi-level logic gate circuits can define multi-output logic circuits. 6. Learn the multiplexers, decoders and encoders. 7. Can realize the combinational logic circuit design. 8. Define programmable combinational and sequential logic circuits. 9.Can perform random logic circuit analysis and design. 10. Define the design, analysis and simulation of digital logic circuits using electronic design automation software.

WEEKLY COURSE CONTENTS AND STUDY MATERIALS FOR PRELIMINARY & FURTHER STUDY

Week Preparatory Topics(Subjects) Method
1 - Digital Systems Overview, Number Systems and Transformation -
2 - Boolean Algebra, Algebraic Simplification of Boolean Functions -
3 - Boolean Algebra Applications, Logic Doors, Karnaugh Maps -
4 - Karnaugh Maps, Quin-McCluskey Reduction Method -
5 - Combinatorial Logic Adder and Subtractor Circuits -
6 - Multiplexers, Decoders, Coders -
7 - Read Only Memory (ROM), Programmable Logic Gate Arrays (PAL) -
8 - MID-TERM EXAM -
9 - An Overview of Sequential Circuits, Holders and Flip-Flop Circuits -
10 - Sequential Logic Circuits Analysis -
11 - Analysis of Sequential Logic Circuits, Derivation of State Diagrams and Tables, Reduction of State Diagrams and Tables -
12 - Design of Sequential Logic Circuits -
13 - Registers and Counters -
14 - Logic Circuit Design with Data Flow Method -
16 - FINAL EXAM -
17 - FINAL EXAM -

SOURCE MATERIALS & RECOMMENDED READING

(1) M. Yağımlı, F. Akar. (2012) "Dijital Elektronik", Beta Basım, (2)-A. Dervişoğlu. (2002), "Lojik Devreler Ders Notları", İTÜ Yayınları. Digital Design, 5/E, M. Morris Mano and Michael D. Ciletti, Prentice Hall, 2012. 3) Digital Design: Principles and Practices Package, 4/E, John F. Wakerly, Prentice Hall, 2006

ASSESSMENT

Assessment & Grading of In-Term Activities Number of Activities Degree of Contribution (%) Description
Level of Contribution
0 1 2 3 4 5

CONTRIBUTION OF THE COURSE UNIT TO THE PROGRAMME LEARNING OUTCOMES

KNOWLEDGE

Theoretical

Programme Learning Outcomes Level of Contribution
0 1 2 3 4 5
1
The formal systems used in civil engineering takes and Discuss the different methods

SKILLS

Cognitive

Programme Learning Outcomes Level of Contribution
0 1 2 3 4 5
1
Civil engineering design for the project presentation ensures the correct expression

SKILLS

Practical

Programme Learning Outcomes Level of Contribution
0 1 2 3 4 5
1
Civil engineering design for the project presentation ensures the correct expression

OCCUPATIONAL

Autonomy & Responsibility

Programme Learning Outcomes Level of Contribution
0 1 2 3 4 5
1
Rise construction in the areas of production engineering can work independently and take responsibility for these issues

OCCUPATIONAL

Learning to Learn

Programme Learning Outcomes Level of Contribution
0 1 2 3 4 5
1
As a requirement of the civil engineering profession and the current change follows the principle of lifelong learning

OCCUPATIONAL

Communication & Social

Programme Learning Outcomes Level of Contribution
0 1 2 3 4 5
1
As an individual becomes aware of social and professional responsibility

OCCUPATIONAL

Occupational and/or Vocational

Programme Learning Outcomes Level of Contribution
0 1 2 3 4 5
1
The powers and responsibilities of civil engineering and construction management takes place within

WORKLOAD & ECTS CREDITS OF THE COURSE UNIT

Workload for Learning & Teaching Activities

Type of the Learning Activites Learning Activities (# of week) Duration (hours, h) Workload (h)
Lecture & In-Class Activities 14 3 42
Preliminary & Further Study 0 0 0
Land Surveying 0 0 0
Group Work 0 0 0
Laboratory 7 2 14
Reading 0 0 0
Assignment (Homework) 1 6 6
Project Work 0 0 0
Seminar 0 0 0
Internship 0 0 0
Technical Visit 0 0 0
Web Based Learning 0 0 0
Implementation/Application/Practice 0 0 0
Practice at a workplace 0 0 0
Occupational Activity 0 0 0
Social Activity 0 0 0
Thesis Work 0 0 0
Field Study 0 0 0
Report Writing 0 0 0
Final Exam 1 1 1
Preparation for the Final Exam 1 34 34
Mid-Term Exam 1 1 1
Preparation for the Mid-Term Exam 1 24 24
Short Exam 2 1 2
Preparation for the Short Exam 1 2 2
TOTAL 29 0 126
Total Workload of the Course Unit 126
Workload (h) / 25.5 4,9
ECTS Credits allocated for the Course Unit 5,0